Author of the publication

Chip-Level Performance Maximization Using ASIS (Application-Specific Interconnect Structure) Wiring Design Concept for 45 nm CMOS Generation.

, , , , , , , , , , , and . IEICE Trans. Electron., 90-C (4): 848-855 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Kawahara, Naoyoshi
add a person with the name Kawahara, Naoyoshi
 

Other publications of authors with the same name