( en | de | ru )

 

Disambiguation of "Jia, Tianyu"

Author of the publication

copydeleteadd this publication to your clipboard
Exploration of associative power management with instruction governed operation for ultra-low power design.

, , , and . DAC, page 152:1-152:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jia Jia

Tianyu Zhao

Tianyu Chen

Tianyu Chen

Tianyu Wu

 

Other publications of authors with the same name

A Fully Integrated Buck Regulator With 2-GHz Resonant Switching for Low-Power Applications., and . IEEE J. Solid State Circuits, 53 (9): 2663-2674 (2018)Spatio-Temporal Evolution of Inland Lakes and Their Relationship with Hydro-Meteorological Factors in Horqin Sandy Land, China., , , , , , , and . Remote. Sens., 15 (11): 2719 (2023)EdgeBERT: Sentence-Level Energy Optimizations for Latency-Aware Multi-Task NLP Inference., , , , , , , , , and 1 other author(s). MICRO, page 830-844. ACM, (2021)FRL-FI: Transient Fault Analysis for Federated Reinforcement Learning-Based Navigation Systems., , , , , , and . DATE, page 430-435. IEEE, (2022)5 Hz rTMS improves motor-imagery based BCI classification performance., , , , , and . EMBC, page 6116-6120. IEEE, (2021)A 22nm Delta-Sigma Computing-In-Memory (Δ∑CIM) SRAM Macro with Near-Zero-Mean Outputs and LSB-First ADCs Achieving 21.38TOPS/W for 8b-MAC Edge AI Processing., , , , , , , , , and 3 other author(s). ISSCC, page 140-141. IEEE, (2023)30.2 A 22nm 0.26nW/Synapse Spike-Driven Spiking Neural Network Processing Unit Using Time-Step-First Dataflow and Sparsity-Adaptive In-Memory Computing., , , , , , , , , and 1 other author(s). ISSCC, page 484-486. IEEE, (2024)Exploration of associative power management with instruction governed operation for ultra-low power design., , , and . DAC, page 152:1-152:6. ACM, (2016)A Dynamic Timing Enhanced DNN Accelerator With Compute-Adaptive Elastic Clock Chain Technique., , and . IEEE J. Solid State Circuits, 56 (1): 55-65 (2021)An Adaptive Clock Scheme Exploiting Instruction-Based Dynamic Timing Slack for a GPGPU Architecture., , , and . IEEE J. Solid State Circuits, 55 (8): 2259-2269 (2020)