( en | de | ru )

 

Disambiguation of "Scherer, Moritz"

Author of the publication

copydeleteadd this publication to your clipboard
CUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration With Better-Than-Binary Energy Efficiency.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 1020-1033 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Moritz Robert Scherer

Moritz Martens

Establishing properties of interaction systems. Uni Mannheim, (2009)

Otto Scherer

Eberhard Scherer

Fritz Scherer

 

Other publications of authors with the same name

TinyRadarNN: Combining Spatial and Temporal Convolutional Neural Networks for Embedded Gesture Recognition with Short Range Radars., , , , , and . CoRR, (2020)CUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration with Better-than-Binary Energy Efficiency., , , and . CoRR, (2020)Towards Always-on Event-based Cameras for Long-lasting Battery-operated Smart Sensor Nodes., , , , and . I2MTC, page 1-6. IEEE, (2021)TCN-CUTIE: A 1, 036-TOp/s/W, 2.72-µJ/Inference, 12.2-mW All-Digital Ternary Accelerator in 22-nm FDX Technology., , , , and . IEEE Micro, 43 (1): 42-48 (2023)TCN-CUTIE: A 1036 TOp/s/W, 2.72 uJ/Inference, 12.2 mW All-Digital Ternary Accelerator in 22 nm FDX Technology., , , , and . CoRR, (2022)SmartAid: A Low-Power Smart Hearing Aid For Stutterers., , and . SAS, page 1-6. IEEE, (2019)A 1036 TOp/s/W, 12.2 mW, 2.72 μJ/Inference All Digital TNN Accelerator in 22 nm FDX Technology for TinyML Applications., , , , and . COOL CHIPS, page 1-3. IEEE, (2022)Automatic image-based pedicle screw planning., , , , , and . Medical Imaging: Image-Guided Procedures, volume 11598 of SPIE Proceedings, SPIE, (2021)CUTIE: Beyond PetaOp/s/W Ternary DNN Inference Acceleration With Better-Than-Binary Energy Efficiency., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (4): 1020-1033 (2022)Siracusa: A 16 nm Heterogenous RISC-V SoC for Extended Reality with At-MRAM Neural Engine., , , , , , , , , and 2 other author(s). CoRR, (2023)