Author of the publication

Automatic technology migration of analog IC designs using generic cell libraries.

, , , , and . DATE, page 1281-1284. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 20 DB Gain Two-Stage Low-Noise Amplifier with High Yield for 5 GHz Applications., , , , , and . SMACD, page 1-4. IEEE, (2018)On the Exploration of Design Tradeoffs in Analog IC Placement with Layout-dependent Effects., , , and . SMACD, page 25-28. IEEE, (2019)Analog IC Placement Generation via Neural Networks from Unlabeled Data, , , and . Springer, (2020)Multi-objective Optimization of Investment Strategies - Based on Evolutionary Computation Techniques, in Volatile Environments., , and . ICEIS (1), page 480-488. SciTePress, (2014)GENOM-POF: multi-objective evolutionary synthesis of analog ICs with corners validation., and . GECCO, page 1119-1126. ACM, (2012)AIDA: Layout-aware analog circuit-level sizing with in-loop layout generation., , , , and . Integr., (2016)GA-SVM Optimization Kernel applied to Analog IC Design Automation., , and . ICECS, page 486-489. IEEE, (2006)Reinforcement learning applied to Forex trading., , and . Appl. Soft Comput., (2018)Automated analog IC design constraints generation for a layout-aware sizing approach., , , and . SMACD, page 1-4. IEEE, (2016)Yield optimization using k-means clustering algorithm to reduce Monte Carlo simulations., , , , and . SMACD, page 1-4. IEEE, (2016)