( en | de | ru )

 

Disambiguation of "Masing, Leonard"

Author of the publication

copydeleteadd this publication to your clipboard
A WCET-aware parallel programming model for predictability enhanced multi-core architectures.

, , , , , and . DATE, page 943-948. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Walter Masing

Hellmut Masing

Angela Masing

Tobias Masing

Gerhard Masing

 

Other publications of authors with the same name

Prototyping Methodologies and Design of Communication-centric Heterogeneous Many-core Architectures.. Karlsruhe Institute of Technology, Germany, (2020)XANDAR: A holistic Cybersecurity Engineering Process for Safety-critical and Cyber-physical Systems., , , , , , , , , and 16 other author(s). VTC Spring, page 1-5. IEEE, (2022)A Network on Chip Adapter for Real-Time and Safety-Critical Applications., , , and . SoCC, page 39-44. IEEE, (2019)Hybrid Prototyping for Manycore Design and Validation., , and . ARC, volume 11444 of Lecture Notes in Computer Science, page 319-333. Springer, (2019)Safety by Construction: Pattern-Based Application of Safety Mechanisms in XANDAR., , , , , , , , and . ISVLSI, page 369-370. IEEE, (2022)In-NoC Circuits for Low-Latency Cache Coherence in Distributed Shared-Memory Architectures., , , , , and . MCSoC, page 138-145. IEEE Computer Society, (2018)Template-Driven and Hardware-Centric Cross-Domain E/E Architecture Simulation., , , , , and . RSP, page 29-35. IEEE, (2021)A WCET-aware parallel programming model for predictability enhanced multi-core architectures., , , , , and . DATE, page 943-948. IEEE, (2018)XANDAR: Exploiting the X-by-Construction Paradigm in Model-based Development of Safety-critical Systems., , , , , , , , , and 16 other author(s). DATE, page 1-5. IEEE, (2022)A Behavior Specification and Simulation Methodology for Embedded Real-Time Software., , , , , , and . DS-RT, page 151-159. IEEE, (2022)