( en | de | ru )

 

Disambiguation of "Xiao, Qingcheng"

Author of the publication

copydeleteadd this publication to your clipboard
FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs.

, , , and . DAC, page 1-6. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Fang Xiao

Wenjiang Xiao

Chun Xiao

Meifang Xiao

Jianping Xiao

 

Other publications of authors with the same name

Enabling high performance deep learning networks on embedded systems., , and . IECON, page 8405-8410. IEEE, (2017)FCNNLib: An Efficient and Flexible Convolution Algorithm Library on FPGAs., , , and . DAC, page 1-6. IEEE, (2020)Fune: An FPGA Tuning Framework for CNN Acceleration., and . IEEE Des. Test, 37 (1): 46-55 (2020)Towards Agile DNN Accelerator Design Using Incremental Synthesis on FPGAs., and . FPGA, page 42-48. ACM, (2022)HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation., , , , , and . ISCA, page 1055-1068. IEEE, (2021)Exploring Heterogeneous Algorithms for Accelerating Deep Convolutional Neural Networks on FPGAs., , , , and . DAC, page 62:1-62:6. ACM, (2017)Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs., , , and . FCCM, page 101-108. IEEE Computer Society, (2017)Zac: Towards Automatic Optimization and Deployment of Quantized Deep Neural Networks on Embedded Devices., and . ICCAD, page 1-6. ACM, (2019)Evaluating Fast Algorithms for Convolutional Neural Networks on FPGAs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (4): 857-870 (2020)FCNNLib: A Flexible Convolution Algorithm Library for Deep Learning on FPGAs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (8): 2546-2559 (2022)