( en | de | ru )

 

Disambiguation of "Filippas, Dionysios"

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting data encoding and reordering for low-power streaming in systolic arrays.

, , , and . Microprocess. Microsystems, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dionysios Chalkomatas

Dionysios Basdekis

Dionysios Gliatis

Dionysios Logothetis

Dionysios Antonopulos

 

Other publications of authors with the same name

Low-Cost Online Convolution Checksum Checker., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (2): 201-212 (2022)Error Checking for Sparse Systolic Tensor Arrays., , and . CoRR, (2024)ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining., , , , and . CoRR, (2022)Streaming Dilated Convolution Engine., , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (3): 401-405 (March 2023)ArrayFlex: A Systolic Array Architecture with Configurable Transparent Pipelining., , , , and . DATE, page 1-6. IEEE, (2023)Reduced-Precision Floating-Point Arithmetic in Systolic Arrays with Skewed Pipelines., , , and . AICAS, page 1-5. IEEE, (2023)LeapConv: An Energy-Efficient Streaming Convolution Engine with Reconfigurable Stride., , and . ISVLSI, page 200-205. IEEE, (2022)A High-Level Synthesis Library for Synthesizing Efficient and Functional-Safe CNN Dataflow Accelerators., , , , , , and . IEEE Access, (2024)Synthesis of Approximate Parallel-Prefix Adders., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (11): 1686-1699 (November 2023)Exploiting data encoding and reordering for low-power streaming in systolic arrays., , , and . Microprocess. Microsystems, (2023)