( en | de | ru )

 

Disambiguation of "Hu, Chenming"

Author of the publication

copydeleteadd this publication to your clipboard
Modeling of Body-Bias Dependence of Overlap Capacitances in Bulk MOSFETs.

, , , , , , , and . VLSID, page 381-384. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chenming Ma

Zaijun Hu

Bing Hu

Hu Wang

Ruguo Hu

 

Other publications of authors with the same name

BSIM4 and MOSFET Modeling For IC Simulation, and . International Series on Advances in Solid State Electronics and Technology World Scientific, (2011)Accurate in situ measurement of peak noise and delay change induced by interconnect coupling., , , and . IEEE J. Solid State Circuits, 36 (10): 1587-1591 (2001)Efficient generation of pre-silicon MOS model parameters for early circuit design., , , , , and . IEEE J. Solid State Circuits, 36 (1): 156-159 (2001)Planning the temporary takeoff/landing site's location for a pesticide spraying helicopter based on an intelligent fusion algorithm., , , , , and . Comput. Electron. Agric., (June 2023)Computational Fluid Dynamics aided investigation and optimization of a tunnel-ventilated poultry house in China., , , , , , , , , and . Comput. Electron. Agric., (2019)Loop-based interconnect modeling and optimization approach for multigigahertz clock network design., , , , , and . IEEE J. Solid State Circuits, 38 (3): 457-463 (2003)Future CMOS scaling and reliability.. Proc. IEEE, 81 (5): 682-689 (1993)Reliability issues of MOS and bipolar ICs.. ICCD, page 438-442. IEEE, (1989)Record Transconductance in Leff~30 nm Self-Aligned Replacement Gate ETSOI nFETs Using Low EOT Negative Capacitance HfO2-ZrO2 Superlattice Gate Stack., , , , , , , , , and 3 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2023)Methodology of self-heating free parameter extraction and circuit simulation for SOI CMOS., , , , , , and . CICC, page 381-384. IEEE, (2001)