( en | de | ru )

 

Disambiguation of "Saurabh, Kumar"

Author of the publication

copydeleteadd this publication to your clipboard
A scalable adaptive-matrix SPMV for heterogeneous architectures.

, , , , , and . IPDPS, page 13-24. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Saurabh Sanatani

Saurabh Srivastava

Saurabh Bhavsar

Saurabh Ray

Saurabh Panjwani

 

Other publications of authors with the same name

Neural PDE Solvers for Irregular Domains., , , , , , , , , and 1 other author(s). CoRR, (2022)Online Sensor Hallucination via Knowledge Distillation for Multimodal Image Classification., , and . CoRR, (2019)State Space Decomposition and Subgoal Creation for Transfer in Deep Reinforcement Learning., , , , and . CoRR, (2017)A Low-Phase-Noise Self-Aligned Sub-Harmonically Injection-Locked PLL Using Aperture Phase Detector-Based DLL Windowing Technique., and . IEEE Access, (2023)Wide-Range Many-Core SoC Design in Scaled CMOS: Challenges and Opportunities., , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (5): 843-856 (2021)Unified Controller for Bimodal Operation of Cuk Converter Assisted SEIG-Based DC Nanogrid., , and . IEEE Syst. J., 15 (2): 1674-1683 (2021)Discrete Multiobjective Grey Wolf Algorithm Based Optimal Sizing and Sensitivity Analysis of PV-Wind-Battery System for Rural Telecom Towers., , , and . IEEE Syst. J., 14 (1): 729-737 (2020)A projection-based, semi-implicit time-stepping approach for the Cahn-Hilliard Navier-Stokes equations on adaptive octree meshes., , , , , and . J. Comput. Phys., (February 2023)Direct numerical simulation of electrokinetic transport phenomena in fluids: Variational multi-scale stabilization and octree-based mesh refinement., , , , , and . J. Comput. Phys., (March 2024)Iterative and Fully Pipelined High Throughput Efficient Architectures of AES in FPGA and ASIC., , and . J. Circuits Syst. Comput., 25 (5): 1650049:1-1650049:29 (2016)