( en | de | ru )

 

Disambiguation of "Jaleel, Aamer"

Author of the publication

copydeleteadd this publication to your clipboard
LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches.

, , , , , , and . ISCA, page 103-114. IEEE Computer Society, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jaleel Akhtar

Hassan Jaleel

 

Other publications of authors with the same name

BEAR: techniques for mitigating bandwidth bloat in gigascale DRAM caches., , and . ISCA, page 198-210. ACM, (2015)RIC: Relaxed Inclusion Caches for Mitigating LLC Side-Channel Attacks., , , , , , and . DAC, page 7:1-7:6. ACM, (2017)Using Virtual Load/Store Queues (VLSQs) to Reduce the Negative Effects of Reordered Memory Instructions., and . HPCA, page 191-200. IEEE Computer Society, (2005)In-Line Interrupt Handling for Software-Managed TLBs., and . ICCD, page 62-67. IEEE Computer Society, (2001)P-OPT: Practical Optimal Cache Replacement for Graph Analytics., , , and . HPCA, page 668-681. IEEE, (2021)Mind The Power Holes: Sifting Operating Points in Power-Limited Heterogeneous Multicores., , , and . IEEE Comput. Archit. Lett., 16 (1): 56-59 (2017)IDYLL: Enhancing Page Translation in Multi-GPUs via Light Weight PTE Invalidations., , , , , and . MICRO, page 1163-1177. ACM, (2023)MINT: Securely Mitigating Rowhammer with a Minimalist In-DRAM Tracker., , and . CoRR, (2024)Symphony: Orchestrating Sparse and Dense Tensors with Hierarchical Heterogeneous Processing., , , , , , , , , and 2 other author(s). ACM Trans. Comput. Syst., (2023)Accelerating Sparse Data Orchestration via Dynamic Reflexive Tiling (Extended Abstract)., , , , , , , , , and 1 other author(s). HOPC@SPAA, page 15-16. ACM, (2023)