Author of the publication

Enhanced Single-Stage Folded Cascode OTA Suitable for Large Capacitive Loads.

, , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (4): 441-445 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

1.5-V MOS translinear loops with improved dynamic range and their applications to current-mode signal processing., , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (12): 918-927 (2003)Micropower Class AB Low-Pass Analog Filter Based on the Super-Source Follower., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (9): 3684-3688 (2022)Power-Efficient Single-Stage Class-AB OTA Based on Non-Linear Nested Current Mirrors., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (4): 1566-1579 (April 2023)Balanced Gm-C filters with improved linearity and power efficiency., , and . Int. J. Circuit Theory Appl., 43 (9): 1147-1166 (2015)Enhanced Single-Stage Folded Cascode OTA Suitable for Large Capacitive Loads., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (4): 441-445 (2018)Fully Differential Current-Mode CMOS Triode Translinear Multiplier., , and . IEEE Trans. Circuits Syst. II Express Briefs, 58-II (1): 21-25 (2011)A 760μW 4th order butterworth FGMOS Gm-C filter with enhanced linearity., , and . ISCAS, page 277-280. IEEE, (2015)CMOS current-mode PWL implementation using MAX and MIN operators., , , and . ISCAS, page 1-4. IEEE, (2017)A compact low-voltage four quadrant FGMOS multiplier., , , and . ICECS, page 393-396. IEEE, (2002)Low-Voltage MOS Translinear Analog Signal Processing., , , and . Circuits Syst. Signal Process., 28 (6): 795-804 (2009)