( en | de | ru )

 

Disambiguation of "Lam, Siew Kei"

Author of the publication

copydeleteadd this publication to your clipboard
Morphable Structures for Reconfigurable Instruction Set Processors.

, , and . Asia-Pacific Computer Systems Architecture Conference, volume 3740 of Lecture Notes in Computer Science, page 450-463. Springer, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liebermann Siew

Leo Siew

Samuel Siew

Kei Yoshimoto

Kei Ishii

 

Other publications of authors with the same name

Low-complexity pruning for accelerating corner detection., , , and . ISCAS, page 1684-1687. IEEE, (2012)Preprocessing technique for accelerating reconfiguration of degradable VLSI arrays., , , and . ISCAS, page 2424-2427. IEEE, (2013)Instruction set customization for area-constrained FPGA designs., , , and . SoCC, page 329-334. IEEE, (2011)ACSL: Adaptive correlation-driven sparsity learning for deep neural network compression., , and . Neural Networks, (2021)Situation-Aware Pedestrian Trajectory Prediction with Spatio-Temporal Attention Model., , , and . CoRR, (2019)Improving accuracy of HPC-based malware classification for embedded platforms using gradient descent optimization., , , , and . J. Cryptogr. Eng., 10 (4): 289-303 (2020)Decoupled self-supervised label augmentation for fully-supervised image classification., , , , and . Knowl. Based Syst., (2022)Self-Growing Spatial Graph Network for Context-Aware Pedestrian Trajectory Prediction., and . CoRR, (2020)Algorithms for Reconfiguring NoC-Based Fault-Tolerant Multiprocessor Arrays., , , and . Journal of Circuits, Systems, and Computers, 28 (7): 1950111:1-1950111:24 (2019)Efficient management of custom instructions for run-time reconfigurable instruction set processors., , and . FPT, page 261-264. IEEE, (2006)