( en | de | ru )

 

Disambiguation of "Pillement, Sébastien"

Author of the publication

copydeleteadd this publication to your clipboard
Concurrent Design of Hardware/Software Dedicated Systems.

, , , and . FPL, volume 1142 of Lecture Notes in Computer Science, page 410-414. Springer, (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sébastien Beyou

Sébastien Tixeuil

Sébastien Lallé

Sébastien Carcanague

Sébastien Choplin

 

Other publications of authors with the same name

An energy-efficient ternary interconnection link for asynchronous systems., , , and . ISCAS, IEEE, (2006)Fault-aware configurable logic block for reliable reconfigurable FPGAs., , and . ISCAS, page 2732-2735. IEEE, (2015)Towards Malicious Exploitation of Energy Management Mechanisms., , and . DATE, page 1043-1048. IEEE, (2020)Efficient dynamic reconfiguration for multi-context embedded FPGA., , and . SBCCI, page 210-215. ACM, (2008)Exploring RTOS issues with a high-level model of a reconfigurable SoC platform., , , , and . ReCoSoC, page 71-78. Univ. Montpellier II, (2005)Evaluation of Fault-Mitigation Schemes for Fault-Tolerant Dynamic MPSoC., , and . FPL, page 159-162. IEEE Computer Society, (2010)Gradient - An adaptive fault-tolerant routing algorithm for 2D mesh Network-on-Chips., and . DASIP, page 1-8. IEEE, (2012)A Neural Network Model for Real-Time Scheduling on Heterogeneous SoC Architectures., , and . IJCNN, page 102-107. IEEE, (2007)High-Level Reliability Evaluation of Reconfiguration-Based Fault Tolerance Techniques., , , , , and . IPDPS Workshops, page 202-205. IEEE Computer Society, (2018)A low-power and high-speed quaternary interconnection link using efficient converters., , and . ISCAS (5), page 4689-4692. IEEE, (2005)