( en | de | ru )

 

Disambiguation of "Saif, Sherif M."

Author of the publication

copydeleteadd this publication to your clipboard
FPGA implementation of block truncation coding algorithm for gray scale images.

, , and . ISCAS (2), page 448-451. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Saif ur Rehman Saif

Sherif Youssef Sherif

Ahmed Saif

Osamah Saif

Ashraf Afifi Ali Saif

 

Other publications of authors with the same name

FPGA implementation of block truncation coding algorithm for gray scale images., , and . ISCAS (2), page 448-451. IEEE, (2003)An FPGA implementation of a neural optimization of block truncation coding for image/video compression., , , and . Microprocess. Microsystems, 31 (8): 477-486 (2007)A UVM-based Verification Approach for MIPI DSI Low-Level Protocol layer., , , and . ICM, page 74-77. IEEE, (2022)An FPGA Implementation of a Competitive Hopfield Neural Network for Use in Histogram Equalization., , and . IJCNN, page 2815-2822. IEEE, (2006)Analog layout placement retargeting using Satisfiability Modulo Theories., , and . SMACD, page 1-4. IEEE, (2017)Memory Management Approaches in Apache Spark: A Review., , , , and . AISI, volume 1261 of Advances in Intelligent Systems and Computing, page 394-403. Springer, (2020)An FPGA implementation of block truncation coding for gray and color images., , and . FPGA, page 245. ACM, (2004)Exploiting satisfiability modulo theories for analog layout automation., , , , , and . IDT, page 1-6. IEEE, (2014)Analog layout constraints resolution and shape function generation using Satisfiability Modulo Theories., , , , and . DTIS, page 1-6. IEEE, (2015)Fog Node Optimum Placement and Configuration Technique for VANETs., , , , and . ICCSPA, page 1-6. IEEE, (2020)