( en | de | ru )

 

Disambiguation of "Heysters, Paul M."

Author of the publication

copydeleteadd this publication to your clipboard
Overview of the Tool-flow for the Montium Processor Tile.

, , , and . ERSA, page 45-51. CSREA Press, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paul M Malone

Paul M Jungmann

Paul M Haberland

Paul M Zulehner

Paul M Achleitner

 

Other publications of authors with the same name

The Chameleon Architecture for Streaming DSP Applications., , , , , and . EURASIP J. Embed. Syst., (2007)Dynamic Reconfiguration in Mobile Systems., , , , and . FPL, volume 2438 of Lecture Notes in Computer Science, page 171-181. Springer, (2002)Implementation of a HiperLAN/2 Receiver on the Reconfigurable Montium Architecture., , and . IPDPS, IEEE Computer Society, (2004)Mapping Wireless Communication Algorithms onto a Reconfigurable Architecture., , and . J. Supercomput., 30 (3): 263-282 (2004)A Flexible and Energy-Efficient Coarse-Grained Reconfigurable Architecture for Mobile Systems., , and . J. Supercomput., 26 (3): 283-308 (2003)Energy Management for Dynamically Reconfigurable Heterogeneous Mobile Systems., , , , and . IPDPS, page 86. IEEE Computer Society, (2001)The Era of Reconfigurable Computing.. ERSA, page 257-264. CSREA Press, (2006)Coarse-Grained Reconfigurable Computing for Power Aware Applications.. ERSA, page 272-. CSREA Press, (2006)Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware., , and . IEEE Trans. Very Large Scale Integr. Syst., 16 (1): 3-13 (2008)Efficient architectures for streaming applications., , , , and . Dynamically Reconfigurable Architectures, volume 06141 of Dagstuhl Seminar Proceedings, Internationales Begegnungs- und Forschungszentrum fuer Informatik (IBFI), Schloss Dagstuhl, Germany, (2006)