( en | de | ru )

 

Disambiguation of "Schutt-Ainé, José E."

Author of the publication

copydeleteadd this publication to your clipboard
PAM-4 Behavioral Modeling using Machine Learning via Laguerre-Volterra Expansion.

, , and . LASCAS, page 1-4. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

José Manuel Coutinho e Castro

Humberto Jorge José

Áine MacDermott

Adrian Ainetschian

Aine Paor

 

Other publications of authors with the same name

Difference Model Approach for the Transient Simulation of Transmission Lines., and . ISCAS, page 1547-1550. IEEE, (1993)An Improved Algorithm for Drift Diffusion Transport and Its Application on Large Scale Parallel Simulation of Resistive Random Access Memory Arrays., , , , , , and . IEEE Access, (2019)PAM-4 Behavioral Modeling using Machine Learning via Laguerre-Volterra Expansion., , and . LASCAS, page 1-4. IEEE, (2020)Scanning the issue interconnections - addressing the next challenge of IC technology (part II: design, characterization, and modeling)., and . Proc. IEEE, 89 (5): 583-585 (2001)Modeling Interconnections with Nonlinear Discontinuities., and . ISCAS, page 2122-2124. IEEE, (1993)Phase-locked loop simulations using the latency insertion method., and . LASCAS, page 1-4. IEEE, (2013)Topological realizability conditions and their interpretation for admittance matrices of an MTL system with mode delays., and . J. Frankl. Inst., 344 (6): 912-917 (2007)Fast Transient Simulation of High-Speed Channels Using Recurrent Neural Network., , , and . CoRR, (2019)Modeling and Analysis of Spike Signal Sequence for Memristor Crossbar Array in Neuromorphic Chips., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (6): 2271-2282 (2023)A 10-Gb/s/ch, 0.6-pJ/bit/mm Power Scalable Rapid-ON/OFF Transceiver for On-Chip Energy Proportional Interconnects., , , , and . IEEE J. Solid State Circuits, 53 (3): 873-883 (2018)