( en | de | ru )

 

Disambiguation of "Villa, Oreste"

Author of the publication

copydeleteadd this publication to your clipboard
Toward a data scalable solution for facilitating discovery of science resources.

, , , , , , , , , , and . Parallel Comput., 40 (10): 682-696 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Oreste Anastasiu

Valentina Villa

Wolfgang Villa

Helmut Villa

Ulrich Villa

 

Other publications of authors with the same name

Exact multi-pattern string matching on the cell/b.e. processor., , and . Conf. Computing Frontiers, page 33-42. ACM, (2008)Designing Efficient Heterogeneous Memory Architectures., , , , , and . IEEE Micro, 35 (4): 60-68 (2015)HMG: Extending Cache Coherence Protocols Across Modern Hierarchical Multi-GPU Systems., , , , , and . HPCA, page 582-595. IEEE, (2020)Efficient Breadth-First Search on the Cell/BE Processor., , and . IEEE Trans. Parallel Distributed Syst., 19 (10): 1381-1395 (2008)Challenges in Mapping Graph Exploration Algorithms on Advanced Multi-core Processors., , , and . IPDPS, page 1-10. IEEE, (2007)Accelerating subsurface transport simulation on heterogeneous clusters., , and . CLUSTER, page 1-8. IEEE Computer Society, (2013)Exploring manycore multinode systems for irregular applications with FPGA prototyping., , , , and . Hot Chips Symposium, page 1. IEEE, (2013)Exploring hardware support for scaling irregular applications on multi-node multi-core architectures., , , , , and . ASAP, page 309-313. IEEE Computer Society, (2013)Efficient Synchronization for Embedded On-Chip Multiprocessors., , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (10): 1049-1062 (2006)An efficient synchronization technique for multiprocessor systems on-chip., , , and . SIGARCH Comput. Archit. News, 34 (1): 33-40 (2006)