( en | de | ru )

 

Disambiguation of "Hong, Hao-Chiao"

Author of the publication

copydeleteadd this publication to your clipboard
Parametric Faults in Computing-in-Memory Applications of a 4kb Read-Decoupled 8T SRAM Array in 40nm CMOS.

, , and . ITC-Asia, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chiao Yeh

Kwan-Hua Chiao

Hui-Fang Chiao

Shih-Yang Chiao

Yun-Chuang Chiao

 

Other publications of authors with the same name

A fast-locking all-digital phase locked loop in 90nm CMOS for Gigascale systems., and . ISCAS, page 1134-1137. IEEE, (2014)Testing the Fleischer-Laker switched-capacitor biquad using the diagnosis-after-test procedure., , and . ISOCC, page 179-184. IEEE, (2012)A Fully Integrated BIST \(\Delta \Sigma \) ADC Using the In-Phase and Quadrature Waves Fitting Procedure., and . IEEE Trans. Instrumentation and Measurement, 63 (12): 2750-2760 (2014)Gm-C filter with automatic calibration scheme., , , , , and . DDECS, page 206-209. IEEE, (2016)A Digital Background Calibration Scheme for Pipelined ADCs Using Multiple-Correlation Estimation., and . ISCAS, page 1-5. IEEE, (2018)Accurate and Fast On-Wafer Test Circuitry for Device Array Characterization in Wafer Acceptance Test., and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (9): 3467-3479 (2019)Design of a Fault-Injectable Fleischer-Laker Switched-Capacitor Biquad for Verifying the Static Linear Behavior Fault Model., and . Asian Test Symposium, page 62-66. IEEE Computer Society, (2013)An Enhanced Boundary Scan Architecture for Inter-Die Interconnect Leakage Measurement in 2.5D and 3D Packages., , , and . ATS, page 5-10. IEEE Computer Society, (2017)Design of a 0.20-0.25-V, Sub-nW, Rail-to-Rail, 10-bit SAR ADC for Self-Sustainable IoT Applications., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (5): 1840-1852 (2019)A Fully-Settled Linear Behavior Plus Noise Model for Evaluating the Digital Stimuli of the Design-for-Digital-Testability Sigma-Delta Modulators.. J. Electron. Test., 23 (6): 527-538 (2007)