Author of the publication

A Reliable Routing Architecture and Algorithm for NoCs.

, , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (5): 726-739 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Automatic Generation of Behavioral Models from Switch-Level Descriptions., , , , and . DAC, page 179-184. ACM Press, (1989)A reconfigurable sense amplifier with 3X offset reduction in 28nm FDSOI CMOS., , , , and . VLSIC, page 270-. IEEE, (2015)In situ delay-slack monitor for high-performance processors using an all-digital self-calibrating 5ps resolution time-to-digital converter., , , , , , and . ISSCC, page 188-189. IEEE, (2010)A 467nW CMOS visual motion sensor with temporal averaging and pixel aggregation., , , , , , and . ISSCC, page 480-481. IEEE, (2013)A Charge-Injection-Based Active-Decoupling Technique for Inductive-Supply-Noise Suppression., and . ISSCC, page 416-417. IEEE, (2008)DVS for On-Chip Bus Designs Based on Timing Error Correction, , , , and . CoRR, (2007)Energy Efficient Adiabatic FRAM with 0.99 PJ/Bit Write for IoT Applications., , , , , , and . VLSI Circuits, page 85-86. IEEE, (2018)Circuit optimization techniques to mitigate the effects of soft errors in combinational logic., , , and . ACM Trans. Design Autom. Electr. Syst., 15 (1): 5:1-5:27 (2009)A library compatible driving point model for on-chip RLC interconnects., , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 63-69. ACM, (2002)Active shielding of RLC global interconnects., , and . Timing Issues in the Specification and Synthesis of Digital Systems, page 98-104. ACM, (2002)