( en | de | ru )

 

Disambiguation of "Bampi, Sergio"

Author of the publication

copydeleteadd this publication to your clipboard
Motion Compensation Hardware Accelerator Architecture for H.264/AVC.

, , , , , and . PSIVT, volume 4872 of Lecture Notes in Computer Science, page 24-35. Springer, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Richard Bampi

Sergio Dellavalle

Sergio Moccia

Sérgio Campos

Sergio Scognamillo

 

Other publications of authors with the same name

Hybrid Scratchpad Video Memory Architecture for Energy-Efficient Parallel HEVC., , , , and . IEEE Trans. Circuits Syst. Video Techn., 29 (10): 3046-3060 (2019)A 50MHz-lGHz wideband low noise amplifier in 130nm CMOS technology., and . SBCCI, page 1-6. IEEE, (2012)Applying the GM/ID method in the analysis and design of Miller Amplifier, Comparator and GM-C PASS-B., , and . VLSI-SOC, page 410-415. Technische Universität Darmstadt, Insitute of Microelectronic Systems, (2003)Exploring high-order adder compressors for power reduction in sum of absolute differences architectures for real-time UHD video encoding., , , , , , and . J. Real Time Image Process., 17 (5): 1735-1754 (2020)ReAdapt: A Reconfigurable Datapath for Runtime Energy-Quality Scalable Adaptive Filters., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (1): 327-339 (January 2023)An Energy-Efficient Haar Wavelet Transform Architecture for Respiratory Signal Processing., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (2): 597-601 (2021)A 300mV-Supply, Sub-nW-Power Digital-Based Operational Transconductance Amplifier., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (9): 3073-3077 (2021)A new array architecture for signed multiplication using Gray encoded radix-2m operands., , and . Integr., 40 (2): 118-132 (2007)Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization., , , , , , , , , and 31 other author(s). CoRR, (2020)The 4-2 Fused Adder-Subtractor Compressor for Low-Power Butterfly-Based Hardware Architectures., , , , , , and . Circuits Syst. Signal Process., 41 (3): 1577-1595 (2022)