( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Last Level Collective Hardware Prefetching For Data-Parallel Applications.

, и . HiPC, стр. 72-83. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

George Mertzios

Combinatorial optimization and recognition of graph classes with applications to related models. TU Aachen, (2009)

Andrew George

George Marinescu

George Couplanad

George Bandlamudi

 

Другие публикации лиц с тем же именем

MC-ELMM: Multi-Chip Endurance-Limited Memory Management., , , и . MEMSYS, стр. 23:1-23:16. ACM, (2023)TIGER: topology-aware task assignment approach using ising machines., , , и . CF, стр. 106-114. ACM, (2019)OpenSoC Fabric: On-chip network generator., , , и . ISPASS, стр. 194-203. IEEE Computer Society, (2016)APHiD: Hierarchical Task Placement to Enable a Tapered Fat Tree Topology for Lower Power and Cost in HPC Networks., , , , , и . CCGrid, стр. 228-237. IEEE Computer Society / ACM, (2017)A Computational Temporal Logic for Superconducting Accelerators., , , , , , , и . ASPLOS, стр. 435-448. ACM, (2020)ASPLOS 2020 was canceled because of COVID-19..Router designs for elastic buffer on-chip networks., и . SC, ACM, (2009)Reliable Hyperdimensional Reasoning on Unreliable Emerging Technologies., , , , , , , , и . ICCAD, стр. 1-9. IEEE, (2023)Extending Summation Precision for Network Reduction Operations., , , и . SBAC-PAD, стр. 41-48. IEEE Computer Society, (2013)Last Level Collective Hardware Prefetching For Data-Parallel Applications., и . HiPC, стр. 72-83. IEEE Computer Society, (2017)Collective memory transfers for multi-core chips., , , и . ICS, стр. 343-352. ACM, (2014)