Author of the publication

A multi-task-oriented security processing architecture with powerful extensibility.

, , , and . ASP-DAC, page 133-134. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Fault tolerant computing for stream DSP applications using GALS multi-core processors., , and . ISCAS, page 2305-2308. IEEE, (2011)A modified high-radix scalable Montgomery multiplier., , , , and . ISCAS, IEEE, (2006)A high speed reconfigurable face detection architecture., , , and . ASICON, page 83-86. IEEE, (2011)An optimized mapping algorithm based on Simulated Annealing for regular NoC architecture., , , , , and . ASICON, page 389-392. IEEE, (2011)A SRAM-saving two-stage storage strategy for the coefficients memories in HEVC encoders., , , and . ASICON, page 1-4. IEEE, (2015)Content adaptive tiling method based on user access preference for streaming panoramic video., , , , , , and . ICCE, page 1-4. IEEE, (2018)An Automatic Task Partition Method for Multi-core System., , , , , and . ISCAS, page 1-5. IEEE, (2018)A multi-mode 1-V DAC+filter in 65-nm CMOS for reconfigurable (GSM, TD-SCDMA and WCDMA) transmitters., , , , and . ASICON, page 504-507. IEEE, (2011)A low power 1.0 GHz VCO in 65nm-CMOS LP-process., , , and . ASICON, page 1006-1009. IEEE, (2011)A 1.8-V 14-bit inverter-based incremental ΣΔ ADC for CMOS image sensor., , , , and . ASICON, page 1-4. IEEE, (2013)