( en | de | ru )

 

Disambiguation of "Shrestha, Rahul"

Author of the publication

copydeleteadd this publication to your clipboard
A New Hardware-Efficient Spectrum-Sensor VLSI Architecture for Data-Fusion-Based Cooperative Cognitive-Radio Network.

, and . IEEE Trans. Very Large Scale Integr. Syst., 29 (4): 760-773 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rahul Gupta

Rameswor Shrestha

Rakshya Shrestha

Roshana Shrestha

Minita Shrestha

 

Other publications of authors with the same name

Energy-Efficient VLSI Architecture & Implementation of Bi-modal Multi-banked Register-File Organization., and . VDAT, volume 711 of Communications in Computer and Information Science, page 299-312. Springer, (2017)Design and Implementation of a Linear Feedback Shift Register Interleaver for Turbo Decoding., and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 30-39. Springer, (2012)Reconfigurable and Memory-Efficient Cyclostationary Spectrum Sensor for Cognitive-Radio Wireless Networks., and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (8): 1039-1043 (2018)Performance and throughput analysis of turbo decoder for the physical layer of digitalvideo-broadcasting-satellite-services-tohandhelds standard., and . IET Commun., 7 (12): 1211-1220 (2013)Multi-standard high-throughput and low-power quasi-cyclic low density parity check decoder for worldwide interoperability for microwave access and wireless fidelity standards., , and . IET Circuits Devices Syst., 10 (2): 111-120 (2016)Selective register-file cache: an energy saving technique for embedded processor architecture., and . Des. Autom. Embed. Syst., 26 (2): 105-124 (2022)Low-Latency and Reconfigurable VLSI-Architectures for Computing Eigenvalues and Eigenvectors Using CORDIC-Based Parallel Jacobi Method., , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (8): 1020-1033 (2022)Reconfigurable VLSI-Architecture of Multi-radix Maximum-A-Posteriori Decoder for New Generation of Wireless Devices., and . VDAT, volume 892 of Communications in Computer and Information Science, page 37-48. Springer, (2018)A New Partially-Parallel VLSI-Architecture of Quasi-Cyclic LDPC Decoder for 5G New-Radio., and . VLSID, page 1-6. IEEE, (2020)Design and Implementation of Area-Efficient and Low-Power Configurable Booth-Multiplier., and . VLSID, page 599-600. IEEE Computer Society, (2016)