( en | de | ru )

 

Disambiguation of "Yu, Bei"

Author of the publication

copydeleteadd this publication to your clipboard
IncreMacro: Incremental Macro Placement Refinement.

, , , , , , and . ISPD, page 169-176. ACM, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Bei Yu

Bei-Bei Yang

Rongxing Bei

Bei Hu

Bei Cheng

 

Other publications of authors with the same name

The emotional world of health online communities.. iConference, page 806-807. ACM, (2011)HClaimE: A tool for identifying health claims in health news headlines., and . Inf. Process. Manag., 56 (4): 1220-1233 (2019)Deep Learning-Driven Simultaneous Layout Decomposition and Mask Optimization., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 709-722 (2022)McPAT-Calib: A RISC-V BOOM Microarchitecture Power Modeling Framework., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 243-256 (2023)A Unified Framework for Simultaneous Layout Decomposition and Mask Optimization., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 5069-5082 (2020)Neural-ILT 2.0: Migrating ILT to Domain-Specific and Multitask-Enabled Neural Network., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (8): 2671-2684 (2022)DREAMPlace 4.0: Timing-Driven Placement With Momentum-Based Net Weighting and Lagrangian-Based Refinement., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (10): 3374-3387 (October 2023)Deep Learning Analysis for Split-Manufactured Layouts With Routing Perturbation., , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 40 (10): 1995-2008 (2021)PTPT: Physical Design Tool Parameter Tuning via Multi-Objective Bayesian Optimization., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 178-189 (2023)A GPU-Enabled Level-Set Method for Mask Optimization., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (2): 594-605 (February 2023)