( en | de | ru )

 

Disambiguation of "Ray, Kailash Chandra"

Author of the publication

copydeleteadd this publication to your clipboard
High Throughput VLSI Architecture for Blackman Windowing in Real Time Spectral Analysis.

, and . J. Comput., 3 (5): 54-59 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kailash Chandra Jain

Bhabesh Chandra Ray

Jyotis Chandra Ray

Kailash Mogare

Ray Mundell

 

Other publications of authors with the same name

Single cycle RISC-V micro architecture processor and its FPGA prototype., , , , , , and . ISED, page 1-5. IEEE, (2017)A Coupled Variable Input LCG Method and its VLSI Architecture for Pseudorandom Bit Generation., and . IEEE Trans. Instrumentation and Measurement, 69 (4): 1011-1019 (2020)Blind Detection and Classification Algorithm for Smart Audio Monitoring System., , and . iSES, page 133-138. IEEE, (2019)Efficient methodology for electrocardiogram beat classification., and . IET Signal Process., 10 (7): 825-832 (2016)Performance Analysis and FPGA Prototype of Variable Rate GO-OFDMA Baseband Transmission Scheme., , , , , , and . Wirel. Pers. Commun., 108 (2): 785-809 (2019)Automated recognition of cardiac arrhythmias using sparse decomposition over composite dictionary., and . Comput. Methods Programs Biomed., (2018)Multiuser Variable Rate GO-OFDMA Architecture and Its FPGA Prototype., and . IEEE Syst. J., 14 (2): 2455-2463 (2020)Application of variational mode decomposition and ABC optimized DAG-SVM in arrhythmia analysis., and . ISED, page 1-5. IEEE, (2017)An energy-efficient single-cycle RV32I microprocessor for edge computing applications., , and . Integr., (2023)An Efficient Method for Detection and Localization of Myocardial Infarction., and . IEEE Trans. Instrum. Meas., (2022)