Author of the publication

On Retiming for FPGA Logic Module Minimization.

, and . ICCD, page 394-397. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Graph-based techniques to speed up floorplan area optimization., and . Integr., 15 (2): 179-199 (1993)Compacted channel routing with via placement restrictions., and . Integr., 4 (4): 287-307 (1986)Simultaneous area and delay minimum K-LUT mapping for K-exact networks., and . Integr., 20 (3): 287-302 (1996)Series-parallel functions and FPGA logic module design., and . ACM Trans. Design Autom. Electr. Syst., 1 (1): 102-122 (1996)Universal switch modules for FPGA design., , and . ACM Trans. Design Autom. Electr. Syst., 1 (1): 80-101 (1996)Optimal river routing with crosstalk constraints., and . ACM Trans. Design Autom. Electr. Syst., 3 (3): 496-514 (1998)Planning buffer locations by network flows., and . ISPD, page 180-185. ACM, (2000)Slicing floorplans with range constraint., and . ISPD, page 97-102. ACM, (1999)Integrated floorplanning and interconnect planning., , , , , and . ICCAD, page 354-357. IEEE Computer Society, (1999)Integrated power supply planning and floorplanning., , , , and . ASP-DAC, page 589-594. ACM, (2001)