( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Phased tag cache: an efficient low power cache system.

, , и . ISCAS (2), стр. 805-808. IEEE, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Hugh Jones

Josef Edgar Jonek

Martina Jonen

Lars Jonetz-Mentzel

Stefan Joneleit

 

Другие публикации лиц с тем же именем

DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip., , и . DAC, стр. 849-852. ACM, (2006)On random testing for combinational circuits with a high measure of confidence., и . IEEE Trans. Syst. Man Cybern., 22 (4): 748-754 (1992)Fault Modeling and Detection for Drowsy SRAM Caches., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (6): 1084-1100 (2007)A coordinated circuit partitioning and test generation method for pseudo-exhaustive testing of VLSI circuits., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (3): 374-384 (1995)Fault Modeling and Detection for Drowsy SRAM Caches., , и . ITC, стр. 1-10. IEEE Computer Society, (2006)An Efficient BIST Method for Small Buffers., , , и . VTS, стр. 246-251. IEEE Computer Society, (1999)Reduced Hamming Count and Its Aliasing Probability., и . ICCD, стр. 356-359. IEEE Computer Society, (1991)Charge sharing fault analysis and testing for CMOS domino logic circuits., , , и . Asian Test Symposium, стр. 435-440. IEEE Computer Society, (2000)Post-placement voltage island generation for timing-speculative circuits., , , , и . DAC, стр. 112:1-112:6. ACM, (2013)An Efficient Parallel Transparent Bist Method For Multiple Embedded Memory Buffers., , и . VLSI Design, стр. 379-384. IEEE Computer Society, (2001)