( en | de | ru )

 

Disambiguation of "Hazra, Aritra"

Author of the publication

copydeleteadd this publication to your clipboard
Formal Verification of Power Management Logic with Mixed-Signal Domains.

, , , , , , and . VLSID, page 239-244. IEEE Computer Society, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Aritra Pal

Chinmoy Kumar Hazra

Roozbeh Hazrat

Arabinda Dey-Hazra

Emily Dey Hazra

 

Other publications of authors with the same name

Synthesis of sampling modes for adaptive control., , , , , and . ICCSCE, page 294-299. IEEE, (2014)CoVerPlan: A Comprehensive Verification Planning Framework Leveraging PSS Specifications., , , and . ACM Trans. Design Autom. Electr. Syst., 28 (1): 9:1-9:32 (January 2023)Physically Related Functions: A New Paradigm for Light-weight Key-Exchange., , , , , and . IACR Cryptol. ePrint Arch., (2021)Analog Coverage-driven Selection of Simulation Corners for AMS Integrated Circuits., , , , , , and . DATE, page 1-6. IEEE, (2023)PUF-G: A CAD Framework for Automated Assessment of Provable Learnability from Formal PUF Representations., , and . ICCAD, page 48:1-48:9. IEEE, (2020)Assertions for Protecting Mixed-Signal Latency Contracts in Power Management., , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1745-1756 (2020)Cohesive Coverage Management for Simulation and Formal Property Verification., , , , , and . ISVLSI, page 251-256. IEEE Computer Society, (2008)XFC: A Framework for eXploitable Fault Characterization in Block Ciphers., , and . DAC, page 8:1-8:6. ACM, (2017)Explainable Decision Tree-Based Screening of Cognitive Impairment Leveraging Minimal Neuropsychological Tests., , , , and . PReMI, volume 14301 of Lecture Notes in Computer Science, page 241-251. Springer, (2023)The CoveRT Approach for Coverage Management in Analog and Mixed-Signal Integrated Circuits., , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (12): 5695-5708 (2022)