( en | de | ru )

 

Disambiguation of "Torres, Lionel"

Author of the publication

copydeleteadd this publication to your clipboard
Voltage scaling and aging effects on soft error rate in SRAM-based FPGAs.

, , , , , , , , , and . Microelectron. Reliab., 54 (9-10): 2344-2348 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lionel Magloire

Lionel Hernández

Lionel Untereiner

Lionel Gouyet

Lionel Winkelmann

 

Other publications of authors with the same name

Magnetic memory (MRAM), a new area for 2D and 3D SoC/SiP design., and . ACM Great Lakes Symposium on VLSI, page 429-430. ACM, (2011)Current Mask Generation: an Analog Circuit to Thwart DPA Attacks., , , , , , and . VLSI-SoC, volume 240 of IFIP, page 317-330. Springer, (2005)Run-Time Resources Management on Coarse Grained, Packet-Switching Reconfigurable Architecture: A Case Study Through the APACHES' Platform., , , , , and . ARC, volume 3985 of Lecture Notes in Computer Science, page 134-145. Springer, (2006)Practical Analysis of RSA Countermeasures Against Side-Channel Electromagnetic Attacks., , , and . CARDIS, volume 8419 of Lecture Notes in Computer Science, page 200-215. Springer, (2013)When Failure Analysis Meets Side-Channel Attacks., , , , and . CHES, volume 6225 of Lecture Notes in Computer Science, page 188-202. Springer, (2010)Design and Evaluation of a 28-nm FD-SOI STT-MRAM for Ultra-Low Power Microcontrollers., , , , , and . IEEE Access, (2019)Trends on the application of emerging nonvolatile memory to processors and programmable devices., , , and . ISCAS, page 101-104. IEEE, (2013)Efficient Combination of Data Encryption and Integrity Checking for Embedded Systems., , , , , and . ReCoSoC, page 69-75. Univ. Montpellier II, (2006)Integration of Reconfigurable Logic on Secure Circuits., , , and . ReCoSoC, page 163-168. Univ. Montpellier II, (2005)A Parallel and Secure Architecture for Asymmetric Cryptography., , , , , and . ReCoSoC, page 220-224. Univ. Montpellier II, (2006)