( en | de | ru )

 

Disambiguation of "Matsumoto, Ryosuke"

Author of the publication

copydeleteadd this publication to your clipboard
Access Control Architecture Separating Privilege by a Thread on a Web Server.

, and . SAINT, page 178-183. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dairi Matsumoto

Koichi Matsumoto

Teijiro Matsumoto

Tokumyo Matsumoto

Kaoru Matsumoto

 

Other publications of authors with the same name

Rapid Container Scheduling for Reactive Relocation of Individual HTTP Requests., and . COMPSAC, page 565-574. IEEE, (2020)FastContainer: A Homeostatic System Architecture High-Speed Adapting Execution Environment Changes., , and . COMPSAC (1), page 270-275. IEEE, (2019)Secure Point-to-Multipoint Transmission with Access-Span Difference Using Phase Encryption and Power-Loaded IQ-Channel Multiplexing., , , and . PSC, page 1-3. IEEE, (2023)Fast (<9.4 μs) Full-C-Band Tuning of Silicon Photonics Double-Ring Filters using Feed-Forward Control., , , , , and . OFC, page 1-3. IEEE, (2023)Demonstration of data-rate and power-budget adaptive 100 Gb/s/ A-based coherent PON downlink transmission., , and . OFC, page 1-3. IEEE, (2017)Concentrated isolation for container networks toward application-aware sandbox tailoring., , and . UCC, page 15:1-15:10. ACM, (2021)Disaggregated optical-layer switching for optically composable disaggregated computing Invited., , , and . JOCN, 15 (1): A11-A25 (2023)Automatic Whitelist Generation for SQL Queries Using Web Application Tests., , and . COMPSAC (2), page 465-470. IEEE, (2019)Scalable and Fast Optical Circuit Switch Created with Silicon-Photonic Tunable-Filter-Based Local Oscillator Bank and Colorless Coherent Detection., , , , , , , , and . OFC, page 1-3. IEEE, (2020)Cost-effective, asynchronous 4 × 40Gbps full-duplex OCDMA demonstrator using apodized SSFBGs and a multi-port encoder/decoder., , , , , , and . OFC/NFOEC, page 1-3. IEEE, (2013)