( en | de | ru )

 

Disambiguation of "Pomeranz, Irith"

Author of the publication

copydeleteadd this publication to your clipboard
A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors.

. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (7): 1124-1132 (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Other publications of authors with the same name

On multiple bridging faults., and . VTS, page 221-226. IEEE Computer Society, (2010)On Close-to-Functional Test Sequences.. ITC, page 1-8. IEEE, (2018)Interconnect-aware tests to complement gate-exhaustive tests., and . ETS, page 1-6. IEEE, (2018)A distance-based test cube merging procedure for compatible and incompatible test cubes.. ETS, page 1-2. IEEE, (2014)On candidate fault sets for fault diagnosis and dominance graphs of equivalence classes.. DATE, page 1083-1088. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Reducing the storage requirements of a test sequence by using a background vector., and . DATE, page 1237-1242. IEEE Computer Society, (2010)Storage-Based Logic Built-in Self-Test With Multicycle Tests.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (10): 3553-3557 (2022)Vector-restoration-based static compaction using random initial omission., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (11): 1587-1592 (2004)Multicycle Tests With Fault Detection Test Data for Improved Logic Diagnosis.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (5): 1587-1591 (2022)Pass/Fail Data for Logic Diagnosis Under Bounded Transparent Scan.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (11): 4862-4872 (2022)