Author of the publication

Interface Design for Mapping a Variety of RSA Exponentiation Algorithms on a HW/SW Co-design Platform.

, , , and . ASAP, page 109-116. IEEE Computer Society, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Timing attacks on Error Correcting Codes in Post-Quantum Secure Schemes., , , and . IACR Cryptology ePrint Archive, (2019)Masking ring-LWE., , , , and . J. Cryptographic Engineering, 6 (2): 139-153 (2016)A Cost-Effective Latency-Aware Memory Bus for Symmetric Multiprocessor Systems., , , and . IEEE Trans. Computers, 57 (12): 1714-1719 (2008)The Impact of Error Dependencies on Ring/Mod-LWE/LWR Based Schemes., , and . PQCrypto, volume 11505 of Lecture Notes in Computer Science, page 103-115. Springer, (2019)Partition vs. Comparison Side-Channel Distinguishers: An Empirical Evaluation of Statistical Tests for Univariate Side-Channel Attacks against Two Unprotected CMOS Devices., , and . ICISC, volume 5461 of Lecture Notes in Computer Science, page 253-267. Springer, (2008)ES-TRNG: A High-throughput, Low-area True Random Number Generator based on Edge Sampling., , , , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2018 (3): 267-292 (2018)Hardware/Software Co-design for Hyperelliptic Curve Cryptography (HECC) on the 8051µP., , , , and . CHES, volume 3659 of Lecture Notes in Computer Science, page 106-118. Springer, (2005)Atlas: Application Confidentiality in Compromised Embedded Systems., , , , , and . IEEE Trans. Dependable Secur. Comput., 16 (3): 415-423 (2019)A 334 μW 0.158 mm2 ASIC for Post-Quantum Key-Encapsulation Mechanism Saber With Low-Latency Striding Toom-Cook Multiplication., , , , , , and . IEEE J. Solid State Circuits, 58 (8): 2383-2398 (2023)Design and performance testing of a 2.29-GB/s Rijndael processor., , and . IEEE J. Solid State Circuits, 38 (3): 569-572 (2003)