( en | de | ru )

 

Disambiguation of "Bardine, Alessandro"

Author of the publication

copydeleteadd this publication to your clipboard
NURBS interpolator with confined chord error and tangential and centripetal acceleration control.

, , , and . ICUMT, page 489-496. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alessandro Valeri

Fluorescence resonance energy transfer between multiple chromophores studied by single-molecule spectroscopy. Uni Düsseldorf, (2009)

Alessandro Nova

Alessandro Zivelonghi

Alessandro Manfredini

Alessandro Busà

 

Other publications of authors with the same name

Analysis of embedded video coder systems: a system-level approach., , , and . SIGARCH Comput. Archit. News, 34 (1): 71-76 (2006)Performance Sensitivity of NUCA Caches to On-Chip Network Parameters., , , , and . SBAC-PAD, page 167-174. IEEE Computer Society, (2008)Energy Behaviour of NUCA Caches in CMPs., , , , and . DSD, page 746-753. IEEE Computer Society, (2011)Analysis of static and dynamic energy consumption in NUCA caches: initial results., , , and . MEDEA@PACT, page 105-112. ACM, (2007)Evaluation of Leakage Reduction Alternatives for Deep Submicron Dynamic Nonuniform Cache Architecture Caches., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (1): 185-190 (2014)NURBS interpolator with confined chord error and tangential and centripetal acceleration control., , , and . ICUMT, page 489-496. IEEE, (2010)Impact of on-chip network parameters on nuca cache performances., , , , and . IET Comput. Digit. Tech., 3 (5): 501-512 (2009)A technique for reducing power consumption of wire delay tolerant cache memories.. University of Pisa, Italy, (2009)A power-efficient migration mechanism for D-NUCA caches., , , , and . DATE, page 598-601. IEEE, (2009)Leveraging Data Promotion for Low Power D-NUCA Caches., , , , , and . DSD, page 307-316. IEEE Computer Society, (2008)