Author of the publication

Development of a Wideband Precision Electric Field Measuring Sensor.

, , , , , , and . Sensors, 23 (23): 9409 (December 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

3.4 A 36Gb/s PAM4 transmitter using an 8b 18GS/S DAC in 28nm CMOS., , , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)3.1 A 28Gb/s multi-standard serial-link transceiver for backplane applications in 28nm CMOS., , , , , , , and . ISSCC, page 1-3. IEEE, (2015)A 0.6 mW/Gb/s, 6.4-7.2 Gb/s Serial Link Receiver Using Local Injection-Locked Ring Oscillators in 90 nm CMOS., , , , and . IEEE J. Solid State Circuits, 45 (4): 899-908 (2010)29.2 A transmitter and receiver for 100Gb/s coherent networks with integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS., , , , , , , , , and 6 other author(s). ISSCC, page 484-485. IEEE, (2017)0.16-0.25 pJ/bit, 8 Gb/s Near-Threshold Serial Link Receiver With Super-Harmonic Injection-Locking., , , , , , and . IEEE J. Solid State Circuits, 47 (8): 1842-1853 (2012)A low-power, capacitively-divided, ring oscillator with digitally adjustable voltage swing., , and . VLSI-DAT, page 1-4. IEEE, (2012)A Comparative Study of 20-Gb/s NRZ and Duobinary Signaling Using Statistical Analysis., , and . IEEE Trans. Very Large Scale Integr. Syst., 20 (7): 1336-1341 (2012)A 90 nm-CMOS, 500 Mbps, 3-5 GHz Fully-Integrated IR-UWB Transceiver With Multipath Equalization Using Pulse Injection-Locking for Receiver Phase Synchronization., , , , , and . IEEE J. Solid State Circuits, 46 (5): 1076-1088 (2011)Receiver Jitter Tracking Characteristics in High-Speed Source Synchronous Links., , , , and . J. Electr. Comput. Eng., (2011)A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS., , , , , and . IEEE J. Solid State Circuits, 47 (10): 2444-2453 (2012)