( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Towards Quantification and Visualization of the Effects of Concretization During Concolic Testing.

, , и . IEEE Embed. Syst. Lett., 14 (4): 195-198 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Rolf Drechsler

Rolf Drechsler

Rudi Drechsler

Karl Drechsler

Erhard Drechsler

 

Другие публикации лиц с тем же именем

Verifying Instruction Set Simulators using Coverage-guided Fuzzing*., , , и . DATE, стр. 360-365. IEEE, (2019)Detection of Hardware Trojans in SystemC HLS Designs via Coverage-guided Fuzzing., , , и . DATE, стр. 602-605. IEEE, (2019)Verifying SystemC Using Intermediate Verification Language and Stateful Symbolic Simulation., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (7): 1359-1372 (2019)PolyAdd: Polynomial Formal Verification of Adder Circuits.. CoRR, (2020)Scalable One-Pass Synthesis for Digital Microfluidic Biochips., , , , и . IEEE Des. Test, 32 (6): 41-50 (2015)T-depth Optimization for Fault-Tolerant Quantum Circuits., , и . ISMVL, стр. 108-113. IEEE, (2019)An ant colony based mapping of quantum circuits to nearest neighbor architectures., , , , , и . Integr., (2021)A Hybrid Embedded Multichannel Test Compression Architecture for Low-Pin Count Test Environments in Safety-Critical Systems., , и . ITC-Asia, стр. 115-120. IEEE, (2019)Synthesis of Reversible Circuits Using Decision Diagrams., и . ISED, стр. 1-5. IEEE, (2012)Approximate hardware generation using symbolic computer algebra employing grobner basis., , и . DATE, стр. 889-892. IEEE, (2018)