Author of the publication

A 7-GHz Fast-Lock Two-Step Time-to-Digital Converter-Based All-Digital DLL.

, and . Circuits Syst. Signal Process., 39 (4): 1715-1734 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Structured Pattern Pruning Using Regularization., and . CoRR, (2021)Single trace side-channel attack on key reconciliation in quantum key distribution system and its efficient countermeasures., , , , , and . ICT Express, 7 (1): 36-40 (2021)A low-power SerDes for high-speed on-chip networks., , and . ISOCC, page 252-253. IEEE, (2017)Autoscaled-Wavelet Convolutional Layer for Deep Learning-Based Side-Channel Analysis., , , , , , and . IEEE Access, (2023)Workspace Derivation of Arthroscope Using Morphological Data and Standard Portal Placement Method for Shoulder Arthroscopy., , , and . IEEE Access, (2021)A 7-GHz Fast-Lock Two-Step Time-to-Digital Converter-Based All-Digital DLL., and . Circuits Syst. Signal Process., 39 (4): 1715-1734 (2020)Side Channel Vulnerability in Parity Computation of Generic Key Reconciliation Process on QKD., , , and . ICTC, page 257-261. IEEE, (2021)Stealing Keys From Hardware Wallets: A Single Trace Side-Channel Attack on Elliptic Curve Scalar Multiplication Without Profiling., , , , , and . IEEE Access, (2023)Single Trace Attack on Key Reconciliation Process for Quantum Key Distribution., , , and . ICTC, page 209-213. IEEE, (2020)A 7-GHz Fast-Lock 2-Step TDC-based All-Digital DLL for Post-DDR4 SDRAMs., and . ISCAS, page 1-4. IEEE, (2018)