Author of the publication

Performance improvement of application-specific network on chip using machine learning algorithms.

, , and . Int. J. High Perform. Syst. Archit., 5 (2): 71-83 (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A game-theoretical model for intrusion detection in wireless sensor networks., and . CCECE, page 1-5. IEEE, (2010)A New BIST-based Test Approach with the Fault Location Capability for Communication Channels in Network-on-Chip., , , and . J. Electron. Test., 33 (4): 501-513 (2017)Management of Load-Balancing Data Stream in Interposer-Based Network-on-Chip Using Specific Virtual Channels., , and . Wirel. Commun. Mob. Comput., (2020)A routing algorithm for reducing optical loss in photonic Networks-on-Chip., , and . Photonic Netw. Commun., 34 (1): 52-62 (2017)CLBM: Controlled load-balancing mechanism for congestion management in silicon interposer NoC architecture., , , and . J. Syst. Archit., (2019)Reconfigurable Network-on-Chip based Convolutional Neural Network Accelerator., , , and . J. Syst. Archit., (2022)A survey and taxonomy of congestion control mechanisms in wireless network on chip., , and . J. Syst. Archit., (2020)Elixir: A new bandwidth-constrained mapping for Networks-on-chip., , and . IEICE Electron. Express, 7 (2): 73-79 (2010)Reliable and Secure Chip Level Communication by residue number System Code., , , and . Transactions of the SDPS, 12 (1): 13-22 (2008)Performance improvement of application-specific network on chip using machine learning algorithms., , and . Int. J. High Perform. Syst. Archit., 5 (2): 71-83 (2014)