Author of the publication

Placement and routing method for analogue layout generation using modified cuckoo optimisation algorithm.

, and . IET Circuits Devices Syst., 12 (5): 532-541 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Yield-aware sizing of pipeline ADC using a multiple-objective evolutionary algorithm., , and . I. J. Circuit Theory and Applications, 45 (6): 744-763 (2017)Continuous Time Delta-Sigma Modulators with Arbitrary DAC Waveforms., and . APCCAS, page 187-190. IEEE, (2006)A new two-stage Op-Amp using gate-driven, and positive feedback techniques., , and . ICECS, page 1140-1143. IEEE, (2010)Design and simulation of a switched capacitor ladder filter in a 90nm CMOS technology for WiMAX applications., , and . ICECS, page 575-578. IEEE, (2011)A novel structure for the design of 2-1-1 cascaded continuous time delta sigma modulators., and . ISCAS, IEEE, (2006)Analog programmable neuron and case study on VLSI implementation of Multi-Layer Perceptron (MLP)., and . Microelectron. J., (2019)Analysis of the Clock Jitter Effects in a Time Invariant Model of Continuous Time Delta Sigma Modulators., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (2): 399-407 (2006)A New Infrastructure for Digital Pre-Filtering in Multi-bit Continuous Time Delta Sigma Modulators., and . IEICE Trans. Electron., 89-C (12): 1954-1957 (2006)On the Design of a User Interface for an RFID-Based Vehicle Tracking System., and . Int. J. Wirel. Inf. Networks, 24 (1): 56-61 (2017)Positive feedback technique and split-length transistors for DC-gain enhancement of two-stage op-amps., , and . IET Circuits Devices Syst., 11 (6): 605-612 (2017)