Author of the publication

Low-Power Logarithmic Number System Addition/Subtraction and Their Impact on Digital Filters.

, , and . IEEE Trans. Computers, 62 (11): 2196-2209 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Relationship among BER, power consumption and PAPR., and . ISWPC, page 633-637. IEEE, (2008)Impact of Approximation Error on the Decisions of LDPC Decoding., and . J. Signal Process. Syst., 64 (1): 41-59 (2011)A Low-Complexity PTS-based PAPR Reduction Technique for OFDM Signals without Transmission of Side Information., and . J. Signal Process. Syst., 56 (2-3): 141-153 (2009)High-radix redundant circuits for RNS modulo rn-1, rn, or rn+1., and . ISCAS (5), page 229-232. IEEE, (2003)Signal activity and power consumption reduction using the logarithmic number system., and . ISCAS (2), page 653-656. IEEE, (2001)Low-Power Logarithmic Number System Addition/Subtraction and Their Impact on Digital Filters., , and . IEEE Trans. Computers, 62 (11): 2196-2209 (2013)Residue arithmetic for designing multiply-add units in the presence of non-gaussian variation., and . ISCAS, page 1231-1234. IEEE, (2012)Hardware Implementation and Performance Analysis of Improved Sphere Decoder in Spatially Correlated Massive MIMO Channels., and . IEEE Open J. Commun. Soc., (2021)Noise-Shaping Binary-to-Stochastic Converters for Reduced-Length Bit-Streams., and . IEEE Trans. Emerg. Top. Comput., 11 (4): 1002-1017 (October 2023)A syndrome-based LDPC decoder with very low error floor., , and . DSP, page 1-6. IEEE, (2011)