Author of the publication

A 1.86mJ/Gb/query bit-plane payload machine learning processor in 90nm CMOS.

, , , , , and . VLSI-DAT, page 1-4. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Adjusted robust Soliton distribution (ARSD) with reshaped ripple size for LT codes., , , and . WCSP, page 1-6. IEEE, (2013)A self-compensation fixed-width booth multiplier and its 128-point FFT applications., , and . ISCAS, IEEE, (2006)A 1.86mJ/Gb/query bit-plane payload machine learning processor in 90nm CMOS., , , , , and . VLSI-DAT, page 1-4. IEEE, (2018)Generalized Globally-Coupled Low-Density Parity-Check Codes., , and . ITW, page 1-5. IEEE, (2018)A 3.46 Gb/s (9141, 8224) LDPC-based ECC scheme and on-line channel estimation for solid-state drive applications., , , , and . ISCAS, page 1450-1453. IEEE, (2015)A 38.64-Gb/s Large-CPM 2-KB LDPC Decoder Implementation for nand Flash Memories., , , and . IEEE Open J. Circuits Syst., (2022)Self-Compensation Technique for Simplified Belief-Propagation Algorithm., , , and . IEEE Trans. Signal Process., 55 (6-2): 3061-3072 (2007)A Clustering-based ML Scheme for Capacity Approaching Soft Level Sensing in 3D TLC NAND., , and . ICASSP, page 4078-4082. IEEE, (2022)A 33.2 Gbps/Iter. Reconfigurable LDPC Decoder Fully Compliant with 5G NR Applications., , , and . ISCAS, page 1-5. IEEE, (2021)A Two-Stage Path Planning Engine for Robot Navigation System., , and . SoCC, page 218-223. IEEE, (2021)