( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
HW acceleration of multiple applications on a single FPGA.

, и . FPT, стр. 284-285. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Benjamin Schäfer

Christoph Benjamin Schäfer

Ruperto Antonio Ugas Carrión

Monika Borst-Carrión Eguiguren

Víctor Manuel Pérez Abreu Carrión

 

Другие публикации лиц с тем же именем

Hardware Trojan avoidance and detection for dynamically re-configurable FPGAs., и . FPT, стр. 193-196. IEEE, (2016)Low Power Design of Runtime Reconfigurable FPGAs through Contexts Approximations., и . ICCD, стр. 524-531. IEEE, (2019)Approximating Behavioral HW Accelerators through Selective Partial Extractions onto Synthesizable Predictive Models., и . ICCAD, стр. 1-8. ACM, (2019)Design and Optimization of Reliable Hardware Accelerators: Leveraging the Advantages of High-Level Synthesis., , и . IOLTS, стр. 232-235. IEEE, (2018)Precision tunable RTL macro-modelling cycle-accurate power estimation., и . IET Comput. Digit. Tech., 5 (2): 95-103 (2011)Efficient Functional Locking of Behavioral IPs., и . MWSCAS, стр. 639-642. IEEE, (2020)Autonomous temperature control technique in VLSI circuits through logic replication., и . IET Comput. Digit. Tech., 3 (1): 62-71 (2009)Functional Obfuscation of Hardware Accelerators through Selective Partial Design Extraction onto an Embedded FPGA., , , , , , , и . ACM Great Lakes Symposium on VLSI, стр. 171-176. ACM, (2019)PEPA: Performance Enhancement of Embedded Processors through HW Accelerator Resource Sharing., и . ACM Great Lakes Symposium on VLSI, стр. 23-28. ACM, (2023)Investigation and Optimization of Pin Multiplexing in High-Level Synthesis., , и . ACM Great Lakes Symposium on VLSI, стр. 427-430. ACM, (2018)