Author of the publication

A Low-Power Hybrid-Precision Neuromorphic Processor With INT8 Inference and INT16 Online Learning in 40-nm CMOS.

, , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (10): 4028-4039 (October 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An ASIC Design of Multi-Electrode Digital Basket Catheter Systems with Reconfigurable Compressed Sampling., , , , , , and . SoCC, page 124-129. IEEE, (2018)A Memory-Efficient CNN Accelerator Using Segmented Logarithmic Quantization and Multi-Cluster Architecture., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (6): 2142-2146 (2021)A Low-Power Hybrid-Precision Neuromorphic Processor With INT8 Inference and INT16 Online Learning in 40-nm CMOS., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (10): 4028-4039 (October 2023)Towards Workload-Balanced, Live Deep Learning Analytics for Confidentiality-Aware IoT Medical Platforms., , , and . AICAS, page 62-66. IEEE, (2019)Graph-Based Spatio-Temporal Backpropagation for Training Spiking Neural Networks., , , , , , and . AICAS, page 1-4. IEEE, (2021)An AFE for Catheter-Based IEGM sensing with Inverter-based SAR ADC., , , , , and . NORCAS, page 1-5. IEEE, (2019)Modeling Cycle-to-Cycle Variation in Memristors for In-Situ Unsupervised Trace-STDP Learning., , , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 71 (2): 627-631 (February 2024)A Neuromorphic Processing System With Spike-Driven SNN Processor for Wearable ECG Classification., , , , , , , and . IEEE Trans. Biomed. Circuits Syst., 16 (4): 511-523 (2022)IECA: An In-Execution Configuration CNN Accelerator With 30.55 GOPS/mm² Area Efficiency., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (11): 4672-4685 (2021)Base-Reconfigurable Segmented Logarithmic Quantization and Hardware Design for Deep Neural Networks., , , , , and . J. Signal Process. Syst., 92 (11): 1263-1276 (2020)