Author of the publication

TAB barrier: Hybrid barrier synchronization for NoC-based processors.

, , , and . ISCAS, page 409-412. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Optimization of ETSI DSR frontend software on a high-efficient audio DSP., , , , , , and . ISCAS, page 994-997. IEEE, (2013)HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (7): 2593-2597 (2016)PPMA: Parallel Programming Model for an Audio Application Specific Multi-core DSP., , and . PAAP, page 274-277. IEEE Computer Society, (2014)Next-generation consumer audio application specific embedded processor., , , , , , , , and . SASP, page 1-7. IEEE Computer Society, (2010)A hardware accelerated Scale Invariant Feature detector for real-time visual localization and mapping., , , , , and . UPINLBS, page 162-169. IEEE, (2016)Instruction-based high-efficient synchronization in a many-core Network-on-Chip processor., , , , and . ISCAS, page 2193-2196. IEEE, (2014)Real-time plane segmentation in a ROS-based navigation system for the visually impaired., , , , and . UPINLBS, page 170-175. IEEE, (2016)HyDMA: low-latency inter-core DMA based on a hybrid packet-circuit switching network-on-chip., , , , , and . IEICE Electron. Express, 13 (14): 20160529 (2016)TAB barrier: Hybrid barrier synchronization for NoC-based processors., , , and . ISCAS, page 409-412. IEEE, (2015)High-efficient queue-based spin locks for Network-on-Chip processors., , , and . APCCAS, page 260-263. IEEE, (2014)