( en | de | ru )

 

Disambiguation of "Su, Chauchin"

Author of the publication

copydeleteadd this publication to your clipboard
A Parallel Event-Driven MOS Timing Simulator on Distributed-Memory Multiprocessors.

, , and . ISCAS, page 574-577. IEEE, (1995)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yuhui Su

Su Zhou

Jianhua Su

Qi Su

Su Zhao

 

Other publications of authors with the same name

A sub-100µW multi-functional cardiac signal processor for mobile healthcare applications., , , , , , , , , and 4 other author(s). VLSIC, page 156-157. IEEE, (2012)A 0.2-0.6 V ring oscillator design using bootstrap technique., , and . A-SSCC, page 333-336. IEEE, (2011)ECCSyn: a Synthesis Tool for ECC Circuits., and . ISCAS, page 1706-1709. IEEE, (1993)Design of a Subthreshold-Supply Bootstrapped CMOS Inverter Based on an Active Leakage-Current Reduction Technique., , and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (1): 55-59 (2012)A Near-Threshold 480 MHz 78 µW All-Digital PLL With a Bootstrapped DCO., , , and . IEEE J. Solid State Circuits, 48 (11): 2805-2814 (2013)A Unified Detection Scheme for Crosstalk Effects in Interconnection Bus., , , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (2): 306-311 (2009)A low-power analog-to-digital converter with digitalized amplifier for PAM systems., , and . MWSCAS, page 109-112. IEEE, (2014)Multilevel full-chip routing with testability and yield enhancement., , , , and . SLIP, page 29-36. ACM, (2005)Finite State Machine Synthesis for At-Speed Oscillation Testability., , , , and . Asian Test Symposium, page 360-365. IEEE Computer Society, (2005)All Digital Built-in Delay and Crosstalk Measurement for On-Chip Buses., , , , and . DATE, page 527-531. IEEE Computer Society / ACM, (2000)