Author of the publication

Multiple Sharing 7T1R Nonvolatile SRAM With an Improved Read/Write Margin and Reliable Restore Yield.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (3): 607-619 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Offset-Compensation High-Performance Sense Amplifier for Low-Voltage DRAM Based on Current Mirror and Switching Point., , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (4): 2011-2015 (2022)In-Memory Multibit Multiplication Based on Bitline Shifting., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (2): 354-358 (2022)Radiation-hardened 14T SRAM cell by polar design for space applications., , , , , , , , , and . IEICE Electron. Express, 20 (13): 20230083 (2023)Universal scheme improving probabilistic routing in delay-tolerant networks., and . Comput. Commun., 36 (8): 849-860 (2013)Soft-Error-Immune Quadruple-Node-Upset Tolerant Latch Based on Polarity Design and Source-Isolation Technologies., , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (4): 597-608 (April 2024)Design of radiation-hardened memory cell by polar design for space applications., , , , , , , , , and 2 other author(s). Microelectron. J., (February 2023)An offset cancellation technique for SRAM sense amplifier based on relation of the delay and offset., , , , , , , and . Microelectron. J., (2022)Configurable Memory With a Multilevel Shared Structure Enabling In-Memory Computing., , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (5): 566-578 (2022)High Restore Yield NVSRAM Structures With Dual Complementary RRAM Devices for High-Speed Applications., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (4): 522-531 (April 2023)In-Memory Transposable Multibit Multiplication Based on Diagonal Symmetry Weight Block., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (9): 1454-1458 (September 2023)