( en | de | ru )

 

Disambiguation of "Chen, Liang-Gee"

Author of the publication

copydeleteadd this publication to your clipboard
A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm.

, and . IEEE Trans. Circuits Syst. Video Techn., 8 (2): 124-127 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Chen

Liang Chen

Liang Chen

Liang-chi Chen

Yen-liang Chen

 

Other publications of authors with the same name

Low-power multi-processor system architecture design for universal biomedical signal processing., , and . ISCAS, page 857-860. IEEE, (2013)CDSP: an application-specific digital signal processor for third generation wireless communications., , and . IEEE Trans. Consumer Electronics, 47 (3): 672-677 (2001)GPU-accelerated high-resolution image stitching with better initial guess., , , and . ICCE, page 1-3. IEEE, (2018)Simple online and realtime tracking with spherical panoramic camera., , and . ICCE, page 1-6. IEEE, (2018)Level C+ data reuse scheme for motion estimation with corresponding coding orders., , , and . IEEE Trans. Circuits Syst. Video Techn., 16 (4): 553-558 (2006)Partial-result-reuse architecture and its design technique for morphological operations with flat structuring elements., , and . IEEE Trans. Circuits Syst. Video Techn., 15 (9): 1156-1169 (2005)Scalable module-based architecture for MPEG-4 BMA motion estimation., , , and . ISCAS (2), page 245-248. IEEE, (2001)On-chip Principal Component Analysis with a Mean Pre-estimation Method for Spike Sorting., , , and . ISCAS, page 3110-3113. IEEE, (2009)128-channel Spike Sorting Processor with a Parallel-folding Structure in 90nm Process., , and . ISCAS, page 1253-1256. IEEE, (2009)Multiple-lifting scheme: memory-efficient VLSI implementation for line-based 2-D DWT., , , , and . ISCAS (5), page 5190-5193. IEEE, (2005)