Author of the publication

A single-event upset robust, 2.2 GHz to 3.2 GHz, 345 fs jitter PLL with triple-modular redundant phase detector in 65 nm CMOS.

, , , , and . A-SSCC, page 285-288. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 7.5mW, 11-bit continuous-time sigma-delta A/D converter for WLAN applications., , and . ISCAS, IEEE, (2006)Low-voltage Analog CMOS Filter Design., , , and . ISCAS, page 1447-1450. IEEE, (1993)Simultaneous Multi-Topology Multi-Objective Sizing Across Thousands of Analog Circuit Topologies., , , and . DAC, page 944-947. IEEE, (2007)Energy Supply and ULP Detection Circuits for an RFID Localization System in 130 nm CMOS., and . IEEE J. Solid State Circuits, 45 (7): 1273-1285 (2010)Fully Integrated Wide Input Voltage Range Capacitive DC-DC Converters: The Folding Dickson Converter., and . IEEE J. Solid State Circuits, 50 (7): 1560-1570 (2015)CYCLONE: automated design and layout of RF LC-oscillators., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (10): 1161-1170 (2002)Behavioral analysis of self-oscillating class D line drivers., and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (4): 706-714 (2005)A/D Conversion Using Asynchronous Delta-Sigma Modulation and Time-to-Digital Conversion., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 57-I (9): 2404-2412 (2010)A 5 GHz CMOS low-noise amplifier with inductive ESD protection exceeding 3 kV HBM., and . ESSCIRC, page 295-298. IEEE, (2004)Digital communication systems: the problem of analog interface circuits., , , , and . ESSCIRC, page 423-426. IEEE, (2005)