( en | de | ru )

 

Disambiguation of "Schelle, Graham"

Author of the publication

copydeleteadd this publication to your clipboard
Exploiting parallelism and structure to accelerate the simulation of chip multi-processors.

, , , , , , and . HPCA, page 29-40. IEEE Computer Society, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Claudia Schelle

Axel Schelle

Siegfried Schelle

Bertha Schelle

Harald Schelle

 

Other publications of authors with the same name

Mapping a domain specific language to a platform FPGA., , and . DAC, page 924-927. ACM, (2004)Exploiting parallelism and structure to accelerate the simulation of chip multi-processors., , , , , , and . HPCA, page 29-40. IEEE Computer Society, (2006)Intel nehalem processor core made FPGA synthesizable., , , , , , , , , and 4 other author(s). FPGA, page 3-12. ACM, (2010)Privacy-Aware Location Sensor Networks., , , , and . HotOS, page 163-168. USENIX, (2003)A Software Defined Radio Application Utilizing Modern FPGAs and NoC Interconnects., , and . FPL, page 177-182. IEEE, (2007)CUSP: a modular framework for high speed network applications on FPGAs., and . FPGA, page 246-257. ACM, (2005)Automated Speculation and Parallelism in High Performance Network Applications., and . FPL, volume 3203 of Lecture Notes in Computer Science, page 1175. Springer, (2004)Exploring FPGA network on chip implementations across various application and network loads., and . FPL, page 41-46. IEEE, (2008)Abstracting Modern FCCMs To Provide a Single Interface to Architectural Resources., and . FCCM, page 305-308. IEEE Computer Society, (2007)Keynote 1 - Growing the ReConFig community through python, zynq and hardware overlays.. ReConFig, page 1. IEEE, (2016)