( en | de | ru )

 

Disambiguation of "Pirsch, Peter"

Author of the publication

copydeleteadd this publication to your clipboard
Multiprocessor performance for real-time processing of video coding applications.

, , and . IEEE Trans. Circuits Syst. Video Techn., 2 (2): 221-230 (1992)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Peter Pirsch

Josef Pirsch

Said Pirsch

Tanja Elisabeth Peters

George Gershwins und Jerome Kerns Musicalsongs: ihre Ähnlichkeit, Wahrnehmung und musikalische Struktur. Uni Köln, (2008)

Andre Peters

Description and determination of soil hydraulic properties on the laboratory scale. TU Braunschweig, (2008)
 

Other publications of authors with the same name

Circuit Technique for VLSI Design of a Video Codec., , and . ICC (1), page 250-255. Elsevier, (1984)VLSI implementations of image and video multimedia processing systems., and . IEEE Trans. Circuits Syst. Video Techn., 8 (7): 878-891 (1998)Coding Algorithms and VLSI Implementations for Digital TV and HDTV Satellite Broadcasting., and . Eur. Trans. Telecommun., 4 (1): 11-21 (1993)Von abstrakten Architekturtemplates zur hardwarenahen Architekturexploration., and . GI Jahrestagung (1), volume P-67 of LNI, page 458. GI, (2005)Instruction merging to increase parallelism in VLIW architectures., , , , and . SoC, page 143-146. IEEE, (2009)Experimental violation of the Start-Stop-Approximation using a Holistic Rail-based UWB FMCW-SAR System, , , and . EUSAR 2016: 11th European Conference on Synthetic Aperture Radar, Proceedings of, page 1--4. VDE VERLAG GmbH, (2016)Multiprocessor performance for real-time processing of video coding applications., , and . IEEE Trans. Circuits Syst. Video Techn., 2 (2): 221-230 (1992)A 1.3-GOPS parallel DSP for high-performance image-processing applications., , , , , and . IEEE J. Solid State Circuits, 35 (7): 946-952 (2000)A flexible, fully configurable architecture for MPEG-2 video encoding., , , and . ICECS, page 1063-1066. IEEE, (2002)Design of a development system for multimedia applications based on a single chip multiprocessor array., , , and . ICECS, page 1151-1154. IEEE, (1996)