Author of the publication

A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel.

, , , , , , , and . CICC, page 1-4. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A crosstalk-and-ISI equalizing receiver in 2-drop single-ended SSTL memory channel., , , , , , , and . CICC, page 1-4. IEEE, (2010)A Digital Differential Transmitter with Pseudo-LVDS Output Driver and Digital Mismatch Calibration., , , and . IEICE Trans. Electron., 93-C (1): 132-135 (2010)Invariant Risk Minimization in Medical Imaging with Modular Data Representation., , and . ICEIC, page 1-5. IEEE, (2024)Meta-Learned Invariant Risk Minimization., , and . CoRR, (2021)Learning Associative Reasoning Towards Systematicity Using Modular Networks., , and . ICONIP (2), volume 13624 of Lecture Notes in Computer Science, page 113-122. Springer, (2022)An 8.8-GS/s 6-bit CMOS Time-Interleaved Flash Analog-to-Digital Converter with Multi-Phase Clock Generator., , , , and . IEICE Trans. Electron., 90-C (6): 1156-1164 (2007)Effective Fixed-Point Pipelined Divider for Mobile Rendering Processors., , , , and . IEICE Trans. Inf. Syst., 96-D (7): 1443-1448 (2013)A Digital CMOS PWCL With Fixed-Delay Rising Edge and Digital Stability Control., , and . IEEE Trans. Circuits Syst. II Express Briefs, 53-II (10): 1063-1067 (2006)A Delay Locked Loop With a Feedback Edge Combiner of Duty-Cycle Corrector With a 20%-80% Input Duty Cycle for SDRAMs., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 63-II (2): 141-145 (2016)An All-Digital 90-Degree Phase-Shift DLL with Loop-Embedded DCC for 1.6Gbps DDR Interface., , , , , and . CICC, page 373-376. IEEE, (2007)